Design of sample and hold for 16 bit 5 Ms/S pipeline analog to digital converter
DR Home
→
Electrical Engineering
→
Conference Papers
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Design of sample and hold for 16 bit 5 Ms/S pipeline analog to digital converter
Mohapatra, Satyajit
;
Gupta, Hari Shanker
;
Mohapatra, Nihar Ranjan
;
Mehta, Sanjeev
;
Chowdhury, Arup Roy
URI:
https://repository.iitgn.ac.in/handle/123456789/1674
Date:
2014-12
Show full item record
Files in this item
Files
Size
Format
View
There are no files associated with this item.
This item appears in the following Collection(s)
Conference Papers
[310]
Search Digital Repository
Search Digital Repository
This Collection
Browse
All of DSpace
Communities & Collections
Titles
Authors
By Advisor
By Issue Date
Subjects
By Type
By Degree
By Department
This Collection
Titles
Authors
By Advisor
By Issue Date
Subjects
By Type
By Degree
By Department
My Account
Login