Design of sample and hold for 16 bit 5 Ms/S pipeline analog to digital converter

Design of sample and hold for 16 bit 5 Ms/S pipeline analog to digital converter

Mohapatra, Satyajit; Gupta, Hari Shanker; Mohapatra, Nihar Ranjan; Mehta, Sanjeev; Chowdhury, Arup Roy
URI: https://repository.iitgn.ac.in/handle/123456789/1674
Date: 2014-12

Show full item record

Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account