Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Gandhinagar
  3. Electrical Engineering
  4. EE Publications
  5. Asymmetrically doped FinFET for low-power analog applications
 
  • Details

Asymmetrically doped FinFET for low-power analog applications

Source
3rd International Conference on Emerging Electronic
Date Issued
2016-12-27
Author(s)
Surana, Neelam
Soni, A.
Umap, Abhijit
Mekie, Joycee
Chaudhuri, S.
URI
http://www.iitb.ac.in/en/event/3rd-international-conference-emerging-electronics
http://repository.iitgn.ac.in/handle/IITG2025/30796
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify