Effect of channel dimensions and spacer material on drain saturation voltage (VDS,SAT ) of sub-10nm Wf in regime FinFETs

Files in this item

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account