Exploring the impact of sheet thickness scaling on nanosheet FET gate electrostatics using k.p based simulations

Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account