Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Gandhinagar
  3. Electrical Engineering
  4. EE Patents
  5. A low voltage electrostatic discharge protection device
 
  • Details
Title
A low voltage electrostatic discharge protection device
Journal
Indian Patent Office (IPO)
Date Issued
2024-07-01
Author(s)
Lashkare, Sandip  
Abstract
The present disclosure relates to an electrostatic discharge protection (ESD) device (100). The device (100) comprises a first highly doped n-type region (102a), a second highly doped n-type region (102b), a highly doped p-type region (104) and a pair of intrinsic regions (106a) and (106b). The highly doped p-type region (104) is disposed between the first and second highly doped n-type regions. The pair of intrinsic regions (106a) and (106b) is disposed between the n-type regions (102a) and (102b) and the p-type region (104). The first and second n-type semiconductor regions (102a) and (102b), the intrinsic semiconductor regions (106a) and (106b), and the p-type semiconductor region (104) is collectively form a N?�I�P?�I�N? (NIPIN) structure. The intrinsic regions (106) together with the p-type region define a barrier region characterized by a triangular energy band profile under equilibrium.
Subjects
ELECTRONICS
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify