Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Gandhinagar
  3. Electrical Engineering
  4. EE Publications
  5. NIPIN diode with designable asymmetry for low voltage and low capacitance system level ESD protection
 
  • Details

NIPIN diode with designable asymmetry for low voltage and low capacitance system level ESD protection

Source
IEEE 7th International Conference on Emerging Electronics (ICEE 2025)
Date Issued
2025-12-13
Author(s)
Maheshwari, Navin
Patel, Krish
Agarwal, Kshitij
Ali, Hasan
Kumar, Ritesh
Lashkare, Sandip  
DOI
10.1109/ICEE67165.2025.11409772
URI
https://repository.iitgn.ac.in/handle/IITG2025/34819
Subjects
ESD protection
Low voltage
Asymmetric diode
Punch-through
Impact ionization
Capacitance reduction
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify