Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Gandhinagar
  3. Electrical Engineering
  4. EE Publications
  5. Impact of BOX thickness and ground-plane on non-linearity of UTBB FD-SOI MOS transistors
 
  • Details

Impact of BOX thickness and ground-plane on non-linearity of UTBB FD-SOI MOS transistors

Source
2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS)
Date Issued
2018-05-03
Author(s)
Bhoir, Mandar S.
Mohapatra, Nihar R.  
DOI
10.1109/ULIS.2018.8354769
Volume
2018-January
Abstract
This work investigates, for the first time, the impact of BOX thickness (T<inf>box</inf>) and Ground-plane (GP) on the non-linearity of transistors fabricated using UTBB FD-SOI CMOS technology. By extracting 2<sup>nd</sup> and 3<sup>rd</sup> order harmonic distortions, we have shown that the TBOX scaling and GP improve the transistor linearity at lower drain currents (low-power applications) in advanced FD-SOI technology nodes. The physics behind this observation i.e the additional mobility limiting factors, is explained in detail by using well calibrated TCAD simulations.
Unpaywall
URI
https://repository.iitgn.ac.in/handle/IITG2025/22862
Subjects
BOX thickness scaling | Ground-plane | linearity | mobility | TCAD | UTBB FD-SOI
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify