Parametric analysis based identification of yield detractor patterns from ULSI layouts
Source
Indian Institute of Technology, Gandhinagar
Date Issued
2020-01-01
Author(s)
Nath, Biplob
Subjects
18250007
Electrical Engineering
Optical Lithography
Micro Lithography
Machine Learning
Lithography Process Variation
