Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Gandhinagar
  3. Electrical Engineering
  4. EE Publications
  5. An inverted-V channel P-type NsFET for improved performance per device footprint
 
  • Details

An inverted-V channel P-type NsFET for improved performance per device footprint

Source
IEEE 7th International Conference on Emerging Electronics (ICEE 2025)
Date Issued
2025-12-13
Author(s)
Mohanty, Siddharth
Mohapatra, Nihar Ranjan  
DOI
10.1109/ICEE67165.2025.11409762
URI
https://repository.iitgn.ac.in/handle/IITG2025/34822
Subjects
Nanosheet pFETs
Performance per Device Footprint
Effective hole mobility
Surface roughness
Acoustic phonon scattering
Optical phonon scattering
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify