Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Scholalry Output
  3. Publications
  4. Capacitance and surface potential model for iii-v double-gate fet
 
  • Details

Capacitance and surface potential model for iii-v double-gate fet

Source
2019 2nd International Symposium on Devices Circuits and Systems Isdcs 2019 Proceedings
Date Issued
2019-05-21
Author(s)
Sarath Chandran, G. M.
Ganeriwala, Mohit D.
Mohapatra, Nihar Ranjan  
DOI
10.1109/ISDCS.2019.8719281
Abstract
In this paper, we propose a physics based model for the gate capacitance, surface potential and channel charge for III-V symmetric DGFETs. This model comprehensively accounts for different terms that contribute to the gate capacitance such as insulator, centroid and quantum capacitance. It considers 1D confinement of electron, wave function penetration into the insulator and Fermi-Dirac statistics. It contains only one approximation that the shape of the wave function is independent of applied gate voltage and this approximation is taken care by adding perturbation term to the energy of sub-bands. We show that the model matches very well with data obtained from the 1D Poisson-Schrödinger solver for different channel thicknesses and materials.
Unpaywall
URI
https://d8.irins.org/handle/IITG2025/23269
Subjects
centroid capacitance. | DGFET | III-V | modeling | quantum capacitance
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify