Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Scholalry Output
  3. Publications
  4. Process-induced Vt variability in nanoscale FinFETs: Does Vt extraction methods have any impact?
 
  • Details

Process-induced Vt variability in nanoscale FinFETs: Does Vt extraction methods have any impact?

Source
2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020)
Author(s)
Bhoir, Mandar S.
Chiarella, Thomas
Ragnarsson, Lars A.
Mitard, Jerome
Horiguchi, Naoto
Mohapatra, Nihar R.
Abstract
In this work, we have studied the effect of threshold voltage (V-t) extraction methods on in-wafer variability of sub-10nm fin-width FinFETs. Using six different V-t extraction techniques, it is experimentally demonstrated that the V-t variability is independent of the extraction technique. The significant variation in work-function and oxide-charges compared to mobility and series-resistance is shown to be the reason behind these observations. It is also shown that the inferences drawn from this work will hold true even for future CMOS nodes.
URI
http://repository.iitgn.ac.in/handle/IITG2025/19435
Subjects
Engineering
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify