System-level analysis of dual node upset tolerant flip-flops
Source
Indian Institute of Technology, Gandhinagar
Date Issued
2021-01-01
Author(s)
Agarwal, Ayush
Subjects
19210072
Circuits and Systems
CMOS technology
Microelectronics
Nuclear Science
Adaptive Hardware
