Design of 61 GHz phase locked loop in 65 nm CMOS technology for 6G wireless communication systems

Files in this item

This item appears in the following Collection(s)

Search Digital Repository


Browse

My Account