Repository logo
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Gandhinagar
  3. Electrical Engineering
  4. EE Publications
  5. Surrogate models for device design using sample-efficient Deep Learning
 
  • Details

Surrogate models for device design using sample-efficient Deep Learning

Source
Solid State Electronics
ISSN
00381101
Date Issued
2023-01-01
Author(s)
Patel, Rutu
Mohapatra, Nihar R.  
Hegde, Ravi S.  
DOI
10.1016/j.sse.2022.108505
Volume
199
Abstract
Generation of training dataset for machine learning-based device design algorithm is expensive. To address this, we propose an active learning approach. Its efficiency is demonstrated through a Deep Neural Network (DNN) based Laterally Diffused Metal Oxide Semiconductor Field-effect Transistor (LDMOSFET) off-state breakdown voltage (BV<inf>DS,off</inf>) and specific on-resistance (R<inf>sp</inf>) predictor. Our results show the possibility of ∼50% reduction in the training dataset size without compromising the baseline accuracy. Specifically, we compared eight sampling techniques and found that Informative-Query by Committee (I-QBC) and Diverse Informative-Greedy Sampling (DI-GS) techniques work best with ∼1.87% Euclidean Norm of Prediction Error (ENPE).
Unpaywall
URI
http://repository.iitgn.ac.in/handle/IITG2025/25783
Subjects
Active learning | Deep Neural Networks | LDMOSFET | Off-state breakdown voltage | Specific on resistance
IITGN Knowledge Repository Developed and Managed by Library

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Privacy policy
  • End User Agreement
  • Send Feedback
Repository logo COAR Notify